As CMOS scales down, hot carrier aging (HCA) scales up and can be a limiting aging process again. This has motivated re-visiting HCA, but recent works have focused on accelerated HCA by raising stress biases and there is little information on HCA under use-biases. Early works proposed that HCA mechanism under high and low biases are different, questioning if the high-bias data can be used for predicting HCA under use-bias. A key advance of this work is proposing a new methodology for evaluating the HCA-induced variation under use-bias. For the first time, the capability of predicting HCA under use-bias is experimentally verified. The importance of separating RTN from HCA is demonstrated. We point out the HCA measured by the commercial SourceMeasure-Unit (SMU) gives erroneous power exponent. The proposed methodology minimizes the number of tests and the model requires only 3 fitting parameters, making it readily implementable.
Introduction
Recent results (Fig.1) show Hot Carrier Aging (HCA) can be severe for current/future CMOS nodes [1] [2] [3] [4] [5] [6] [7] , because: (i) Channel length downscaling enhances HCA (Fig.2a) . For some sub-30nm processes, HCA can be higher than BTI (Figs.1b&2b) ; (ii) HCA can have larger time exponents (Figs.1b&2b) [3] [4] [5] [6] [7] and its importance increases with aging. (iii) NBTI recovery [8] [9] [10] is higher than HCA (Fig.2c) ; (iv) Conventionally, the worst HCA occurs during switch near Vg~Vd/2 and duty factor (DF) is typically low (1~2%) [7, 11] . For modern CMOS, however, more damage occurs under Vg=Vd (Fig. 3) [3, 6, 7] and DF can be high. For example, during 'read 0' in a SRAM cell, one access nMOSFET can suffer HCA for ~50% of time (Fig. 4) .
The renewed HCA-threat has motivated its re-visit [1] [2] [3] [4] [5] [6] [7] 12] . It is reported aging mechanisms and time exponent, 'n' (Eq.1 in Table 1) , are different under different stress biases [1, 6, 7] . 'n' can also vary with time (e.g. Fig.5 ) [2, 4, 5, 7] , challenging the lifetime, , prediction based on Eq.1 that requires a constant 'n' [11, 13, 14] . The recent works have focused on bias-accelerated HCA [1] [2] [3] [4] [5] [6] [7] 12] and there is little data on HCA under use-bias. For test engineers, two pressing questions are: can under use-bias still be predicted by the established JEDEC method based on Eq.1 and how to evaluate 'n' correctly for HCA? A key advance of this work is answering them and finding the pitfalls for extracting 'n'. For the first time, the capability of predicting HCA under use-bias is experimentally verified (Fig.6 ).
Devices and Experiments
nMOSFETs of MG/HK were made by an industrial process with L×W of 27×(90~900)nm and use-Vdd of 0.9V. Vd=Vg is chosen to represent stress, as Isub/Id has a deviceto-device variation (DDV) at stress-0 for nm-devices (Fig.7a) and it does not correlate with HCA (Fig.7b) . All tests were at 125 o C.
Methodology

A. Selecting parameter for extracting power exponent, 'n'
HCA was widely monitored by forward saturation current shift under Vg=Vd=Vdd, Id/Id_F, although reverse saturation current shift, Id/Id_R, and Vth(Vd 0.1V) also were used [1] [2] [3] [4] [5] [6] [7] 11, 12] . The problem is 'n' for Id/Id_F is larger than 'n' for Id/Id_R, leading to their incorrect crossover and errors in prediction at 10 years ( Fig.8) , highlighting the importance of 'n'-accuracy. Under Vg=Vd, Id/Id_F does not sense the HCA-defects above space charge region (Fig.8) , resulting in an apparent larger 'n', as simulated by subtracting a constant from real power law (inset of Fig.8) . The 'n' extracted from the forward Id/Id is erroneous. To capture all defects, Vth(Vd=0.1V) should be used for extracting 'n', as Vth_F= Vth_R (Fig.9 ). Once Vth is predicted, we propose evaluating Id/Id_F and Id/Id_R by using their measured relation with Vth (Fig.10) .
B. HCA acceleration
SRAM often is used for qualifying new processes [15] , where the access nMOSFETs suffer the worst HCA under Vg Vd (Figs.3&4) . HCA under use-Vg=Vd must be predicted and we focus on it here. Under use-bias, Fig.11 shows that HCA is too low to establish its kinetics reliably within a practical time and acceleration is needed. One may accelerate HCA by raising Vd only [12] or both Vg and Vd with Vg=Vd [1, 6] . Fig.12a confirms 'n' is larger under Vg<Vd than under Vg=Vd [1, 7] , so that Vg<Vd must not be used to predict HCA under use-Vg=Vd. When accelerated by Vg=Vd, 'n' is bias-independent ( Fig.12b) and should be used.
C. DC versus AC
Unlike NBTI(AC)<NBTI(DC) [8] [9] [10] , the AC and DC HCAs agree well, regardless of frequency and duty-factor (DF) for the same equivalent stress time, i.e. DF×time ( Fig.13) , confirming the frequency-independence [3] . DC will be used.
D. Voltage-Step-Stress (VSS)
The VSS technique recently developed for NBTI [16] allows extracting both 'n' and 'm' (Eq.1) from just one large IEDM15-547 20.4.1 978-1-4673-9894-7/15/$31.00 ©2015 IEEE device, reducing test numbers by ~80%, and will be adopted for HCA here. For an L×W=27×900nm, stress under each Vg=Vd lasted for T=1ks and biases were then stepped up ( Fig.14) , lifting HCA up from the power law (Fig.14c) . Based on Eqs.1-3, HCA under a high Vg=Vd was converted into a longer equivalent stress time under a low Vg=Vd (Fig.14c ) and Vth follows a power law well even when Vth>150mV, corresponding to Id/Id>30% (Fig.10) , well beyond the typical 10% HCA lifetime criterion and allowing reliable extraction of 'n' and 'm' (Fig.14c ). (Fig.6b) , verifying its prediction capability. We emphasize the model was extracted from the data in Fig.6a only and the test data in Figs.6b-g were not used for fitting. The extracted model (Eq.1) can be used for evaluating HCA under any bias and time and for predicting lifetime and operation Vdd (Fig. 15) .
Prediction
HCA in nm-width devices
Unlike L×W=27×900nm, 27×90nm devices suffer from RTN-like within-a-device fluctuation (WDF) and large device-to-device variation (DDV) (Fig.16 ). To extract HCA kinetics, one has to use the smooth mean of 50 devices, but 'n' depends on how data is taken (Fig.17) . After a stress, Vth fluctuates and one can use its up-envelope (UE), lowerenvelope (LE) [17] , or average over a period of time, e.g. ~10ms (Fig.17b) , as a typical quasi-DC Source-Measure-Unit (SMU) does. The 'n' from UE and DC (inset of Fig. 17a) is smaller than the 'n=0.29' from a device of W=900nm (Fig.14c) , but the 'n' from LE agrees well with it. The smaller 'n' for UE incorrectly takes it below LE when extrapolating (see the 'cross-over' in Fig. 17a) .
To explain the difference in 'n', Figs.18a&b show that WDF=(UE-LE) does not increase with aging. It must originate from as-grown defects and should be excluded from aging kinetics, so that LE must be used for extracting 'n'. LE_F and LE_R correlates (Fig.19a) , but WDF_F and WDF_R does not (Fig.19b) , supporting their different origins.
Since HCA-recovery is insignificant (Fig.2c) , one may think it can be measured by a quasi-DC SMU [7, 18] . This, however, gives an erroneous lower 'n' (Fig.17a) by including some as-grown WDF. Adding a constant to a power law leads to an apparent lower 'n' at short time and a variation of 'n' with time (inset, Fig.17a ) [13] .
Statistic HCA The DDV of LE at different time (Figs.20a&b) and voltage (Figs.20c&d) follows the defect-centric distribution (Eqs.4&5) well [19] . LE_mean of 50 W=90nm devices agrees well with Vth of one W=900nm device (Fig.21a) and can be predicted by the same method (Figs.6&14) . After knowing LE_mean, the standard deviation, , can be evaluated from its power law relation with the mean (Fig.21b) .
A. Impact on use-Vdd
To have a yield corresponding to i× , Id/Id=10% is required at i× , resulting in smaller mean value (Fig.22a) and in turn lower use-Vdd (Fig.22b) for higher i. For a yield of 3× (99.7%), HCA-only and HCA+WDF (Eqs.6,7) reduces Vdd from its zero-spread value by 75mV and 100mV, respectively.
B. Impact on 6T-SRAM
Assuming only one access nMOSFET suffered HCA and using the predicted HCA distribution at 10 years under 0.9V for simulation [20] , static write/read noise margin reduces/rises, respectively (Fig.23) , as a weakened access nMOSFET is not in favor of write. Both the dynamic read (Figs.24a-c) and write (Figs.24d-f) access time deteriorates, since longer time is required through a weakened access nMOSFET. This demonstrates that the extracted HCA model can be incorporated into a compact simulator to evaluate the required margin for a specified yield.
Conclusions
As CMOS scales down, HCA scales up. For the first time, this work experimentally verifies that the HCA under use-Vdd can be predicted by the power law extracted from VSSmethod, provided that correct acceleration and 'n'-evaluation are made. We point out the forward saturation Id/Id and HCA measured by SMU gives erroneous 'n' for nm-width devices. The model requires only 3 fitting parameters (Eq.1), making it readily implementable. The definition of UE, DC, and LE. DC is the average over 10ms. 
